

Carrier Recovery means
~~Description~~
Field of the Invention

1 The present invention relates to a carrier recovery means according to the wording of claim 1.

Background of the Invention

In digital broadcasting receivers before correct receiving of transmitted data it is necessary to lock the system, i. e. the receiving device, to the correct frequency and the phase of the carrier of the distinct channel or signal to be received. Dependent on the particular transmission mode - via satellite, cable, or terrestrial transmission - certain modulations of the signals are employed, for instance QPSK, QAM, COFDM, respectively, for the aforementioned transmission modes.

For locking conventional receiving devices to the correct phase and frequency of the carrier signal, a phase and frequency detector is employed. Usually, the output of the detector is fed back to a phase de-rotator or frequency shifter within a phase locked loop (PLL). The phase locked loop achieves as a feedback loop successive corrections of the frequency and the phase of the receiving device until the system is locked to the correct frequency in phase of the signal to be received and evaluated.

20 When the system is not locked to the correct frequency and a frequency offset or frequency difference between the system frequency and the frequency of the carrier signal exceeds some limit, the phase error or phase difference between the system and the carrier signal changes in time periodically with a time average of the phase error or phase difference vanishing or being zero. A
25 vanishing time average in the phase difference or phase error cannot give an indication for the PLL in which direction the system frequency has to be corrected to lock to the correct carrier frequency.

It is therefore an object of the present invention to provide a carrier recovery
30 means in particular for a channel decoding unit and/or a digital demodulating
unit particularly provided in a digital broadcasting receiver with an improved
locking behavior which is capable of locking to the correct phase and fre-
quency of a carrier signal in a reliable manner and in a particular short time.

[illegible]

1 This particular object is achieved by a carrier recovery means according to the present invention with the features of claim 1. Preferred and advantageous embodiments of the inventive carrier recovery means are within the scope of the dependent subclaims.

Summary of the Invention

5 The inventive carrier recovery means - in particular in a channel decoding unit and/or a digital demodulating unit being particularly provided in a digital broadcasting receiver - for recovering a carrier of a received digital input signal comprises at least first and second phase error detecting means. Said first
10 phase error detecting means is also called robust phase error detecting means and is adapted for detecting a first or robust estimate for the phase error of the received digital input signal. It is further adapted for generating and/or for outputting a first or robust phase error signal being representative for said first or robust phase error. Of course, said first or robust phase error signal
15 may be identical with said first or robust phase error itself. According to the invention said second phase error detecting means is adapted for receiving a phase error signal from said first phase error detecting means and in particular said first or robust phase error signal and for deriving therefrom at least a second or frequency sensitive phase error signal which is representative for
20 at least the sign of the frequency error or offset between the system and the received digital input signal or the carrier signal. The second phase error detecting means is also called frequency sensitive phase error detecting means. Further according to the invention the generated second or frequency sensitive phase error signal is used to reduce at least the frequency error or
25 frequency offset with respect to the received digital input signal to enable locking - of the system - to at least the carrier frequency or the frequency of the received digital input signal.

A basic idea of the present invention is therefore to generate by means of said
30 frequency sensitive phase error detecting means a measure for the direction in which the frequency offset or error between the receiving system and the carrier signal has to be corrected. This is achieved at least by the fact that a derived second or frequency sensitive phase error signal represents at least the sign of the frequency error or frequency offset between the system and the
35 received digital signal or carrier frequency. The sign - i. e. the direction of the error or offset of the frequency - gives the indication in particular for the PLL to carry out a correction in the frequency in the opposite direction of the sign of the frequency error.

00602511 062300

[illegible]

The succession of the subtracting/differentiating unit and the adding/integrating unit re-generates a measure in particular for the first or robust phase error signal in which phase jumps are avoided or at least reduced according to the action of the first limiting unit. The lower and/or upper limits of the first limiting unit may be chosen in a way that the re-generated or restored robust phase error signal - i. e. the integral or the limited differential robust phase

- 1 error signal - does not change its sign for a frequency offset between the system and the carrier signal with a constant sign.

In a preferred embodiment of the inventive carrier recovery means a second limiting unit is provided which is connected in particular in series to said adding/integrating unit. Said second limiting unit is adapted to receive said sum/integral signal, i. e. the integral of a limited differential (robust) phase error signal - and to generate and/or output a limited signal thereof which does not exceed given second lower and/or upper limits.

10

The provision of the second limiting unit bounds the integral of the limited differential signal of the - in particular robust - phase error signal to certain lower and/or upper limits and generates therefore a lower and/or upper saturation value which represents the sign of the frequency offset between the system frequency and the carrier frequency.

15

If the receiving conditions are poor, first a robust phase error detecting means may generate a first or robust phase error signal which suffers from the poor receiving conditions. In a further advantageous embodiment of the inventive carrier recovery means it is therefore provided that said first or robust phase error detecting means is adapted to generate and/or output a valid robust phase error signal of the received digital input signal - if, and only if - the signal strength or signal amplitude of the received digital input signal is above a given threshold. Furthermore, said second phase error detecting means is adapted to use said valid robust phase error signal only for generating said frequency sensitive phase error signal.

20

25

In a further preferred embodiment of the inventive carrier recovery means lock detector means is provided which is adapted to receive a phase error signal and to generate and/or output a locking signal and a phase error signal and/or an average value thereof is beyond a given threshold.

30

Said lock detector means therefore monitors the time evolution of a phase error signal. In the case that the phase error or its time evolved average value does not exceed a certain limit, a locking signal is generated and/or output which represents the locking of the system to a frequency which is in the close neighborhood of or identical to the frequency of the carrier signal.

35

006290-11-062300

1 It is advantageous that said lock detector means is adapted to use said robust phase error signal and in particular said valid robust phase error signal provided by said first phase error detecting means.

5 In the latter case complications and disturbances according to poor transmission or receiving conditions are avoided.

The inventive carrier recovery means may work as a frequency error detector and/or corrector as well as a phase error detector and/or corrector. A further
10 basic idea is therefore, to use the detected phase error and the time evolution thereof to correct the frequency error or frequency offset between the system frequency and the frequency of the carrier signal. Then - after locking the system to the correct carrier frequency or to a frequency in the close neighborhood of the carrier frequency - the carrier recovery means may switch - in particular
15 by generating said locking signal - to a phase mode. In said phase mode the phase difference or phase error between the system and the carrier signal is small compared to the frequency mode in which the phase error changes rapidly with time according to the frequency difference or offset between the system and the carrier signal.

20 According to a further preferred embodiment of the inventive carrier recovery means a third or precise phase error detecting means is provided which is adapted for receiving said digital input signal and to generate and/or to output a certain precise phase error signal, in particular in the case when the system
25 is locked to a certain frequency at least in the neighborhood of the carrier frequency - i. e. when the locking signal is provided by lock detector means. It therefore may exhibit for small phase errors - e.g. less than 8 degrees for 64 QAM - much less noise than said first or robust phase error detecting means. It also may use a detecting circuit completely different in construction from
30 that of said first or robust phase error detecting means.

The inventive carrier recovery means according to the invention acts as a frequency/phase error detector and/or corrector and works mainly according to the following ideas:

35 A simple or robust phase error detector is used to determine and estimate the phase error between the system and the received digital input signal by means

09502511-062300

1 of a first or robust phase error signal. For more complicated input signals - for
instance for higher order QAM signals - this simple detector only gives reliable
results if the absolute value or amplitude of the input signal is high enough
and in particular exceeds a certain threshold. In the case of phase error esti-
5 mates which are not reliable, a sufficient phase error estimate might be pro-
duced by said first or robust phase error detector from either the previous
valid phase error signal being stored in some register or by a zero value. This
particular phase error signal can be output and used in particular when fre-
quency locking has been detected and obtained.

10

When frequency lock has not yet been obtained, the phase error between the
system and the carrier signal shows a monotone behavior and possesses phase
jumps. For positive frequency errors or offsets this monotone behavior is posi-
tive. It is vice versa negative for negative frequency offsets. In both cases the
15 average value of the frequency error offset is zero and gives no indication in
which direction a frequency or phase correction has to be driven in particular
by the phase locked loop PLL.

To overcome these difficulties with the time variation of the phase error, the
20 inventive carrier recovery means generates a phase error signal which is at
least representative for the sign of the phase error, which per se represents
also the sign of the frequency offset between the system frequency and the car-
rier frequency. Therefore, the inventive carrier recovery means possesses said
differentiate-limit-integrate-limit operation as described above. The serial
25 operation of the differentiation and integration without limiting the certain sig-
nals would yield or restore the phase error signal identically, but there may be
a DC shift. The limiting units after the differentiating unit clips the peaks
resulting from the phase jumps.

30 The integrating section restores the original waveform of the phase error signal
except for the jumps. Therefore, a DC shift occurs compared to the original
phase error signal.

The limiting unit after the integrating unit improves the reliability of the signal
35 output for noisy input signals.

00502541.062300

1 Another advantage of the inventive implementation is that it has a finite word
length in this case. Therefore, the sign of the output phase error signal is the
same as of the frequency offset or frequency error. Therefore, the phase locked
loop PLL can be forced and driven into the correct direction to make the fre-
5 quency error between the system and the carrier signal reduced or even zero.
Once the frequency error between the system and the carrier signal is reduced
to a certain threshold or is zero, the inventive carrier covering means will
switch to a phase mode in which a precise phase error detecting means may
produce a precise phase error signal to make the phase error reduced or even
10 zero.

In a more advantageous implementation of the inventive carrier recovery
means, a limiting unit after the subtracting/differentiating unit outputs the
differential phase error signal to the PLL instead of clipping the signal to
15 reduce the frequency offset between the system and the carrier signal. That
means that the time differential of the phase error signal is used as a fre-
quency offset signal to drive the feedback loop of the PLL.

According to the present invention it is not necessary to have a forced fre-
20 quency sweep for the correction of the frequency offset because the carrier
recovery means - as a frequency error detector - directs the loop PLL into the
correct direction to reduce and/or nullify the frequency error or offset.

A further advantage of the inventive carrier recovery means over state of the
25 art devices is its full digital carrier recovery capability without employing
external analog PLL components. No outer loop is necessary.

The present invention will be understood in more detail together with its
numerous modifications and advantages from the following detailed descrip-
30 tion based on preferred embodiments and by means of the accompanying draw-
ings, wherein

Brief Description of the Drawings

- Fig. 1** is a schematical drawing of an embodiment of the inventive car-
rier recovery means.
- 35 **Fig. 2** is a schematical drawing of an embodiment of the frequency sen-
sitive phase error detecting means employed by the inventive car-
rier recovery means,

0052390 TT520960

B

Fig. 4 is a block diagram of a channel decoding means within a digital broadcasting device employing an embodiment of the inventive carrier recovery means, and

Fig. 5 is a plot showing a phase error signal and levels of its further processing carried out by an embodiment of the inventive carrier recovery means.

Detailed Description of the Drawings

Fig. 1 shows by means of a schematical block diagram the implementation and general structure of an embodiment of the inventive carrier recovery means 1.

Carrier recovery means 1 is connected to output lines S3 and S4 of pre-processing stages of a digital broadcasting receiver. These pre-processing stages may include a phase de-rotator 8 and an optional equalizer 9. The pre-processing stages 8 and 9 receive an input signal via lines S1 and S2, which may supply in the case of a QAM signal the in-phase part and the quadrature part of the QAM signal, respectively. For QPSK and COFDM signals the appropriate signal parts are supplied by lines S1 and S2 to the pre-processing stages 8 and 9.

Main parts of the inventive carrier recovery means 1 are a first or robust phase error detector 2, a second or frequency sensitive phase error detector 4, a lock detector 5, and a precise phase error detector 3. The distinct phase error detectors 2, 3, and 4 supply distinct phase error signals via lines S5, S8, and S9 to a selection unit 6 which is externally controlled by a control unit connected to the selection unit 6 by line S10. A selected phase error signal is supplied by selection means 6 via line S11 to a loop filter and integrator section 7 which feeds back a frequency and/or phase correction signal by line S12 to the phase de-rotator 8 to correct the frequency and/or phase error with respect to the digital input signal on lines S1 and S2.

35 Robust phase error detector 2 receives the pre-processed digital signal from
lines S3 and S4 as an input signal. Robust phase error detector 2 then evalu-
ates said input signals supplied by lines S3 and S4 and provides (robust)

0960511-000000

060373

15 Frequency sensitive phase error detecting means 4 evaluates the robust phase error signal supplied by line S6 to generate and/or output a second or frequency sensitive phase error signal - in particular in the case when the system is not locked to the correct carrier frequency - the frequency sensitive phase error signal being at least representative for the sign of the phase error which
20 indicates the direction in which the system frequency has to be corrected to get the system locked to the correct carrier frequency. The frequency sensitive phase error signal is supplied to the selection unit 6 by line S8.

When frequency locking has been detected by the lock detector 5 the third or
25 precise phase error detecting means 3 is enabled to generate and output a pre-
cise phase error signal on line S9 based on pre-processed input signals on
lines S3 and S4. Thus, precise phase error detecting means 3 is only enabled
when the system has been locked to a correct carrier frequency to correct for
the remaining phase error between the system, i. e. the digital broadcasting
30 receiver, and the received carrier signal.

Fig. 2 shows by means of a schematical block diagram details of the second or frequency sensitive phase error detecting means or detector 4 and of the (frequency) lock detector means 5.

Second or frequency sensitive phase error detecting means 4 receives the robust phase error signal provided by said first or robust phase error detecting

1 means 2 on line S6. This received phase error signal is in particular a valid
robust phase error signal as described above. In connection with a first delay
section 16a a subtracting/differentiating unit 10 generates a difference signal
or differential signal from the input signal of line S6 which is then limited by
5 the following limiting unit 11.

The output of the limiter 11 may serve as a frequency error signal, as the lim-
ited difference/differential signal describes the time variation of the phase
error between the system and the received input signal and is therefore an in-
10 dication of the frequency offset of frequency error between the system and the
carrier signal.

The output signal of said first limiting unit 11 is then fed to an adding/inte-
grating unit 12 which is adapted to generate and output a sum/integral signal
15 which is then limited by the following second limiting unit 13. In the process
of adding/integrating the error signal again a delay section 15 is employed.
After passing a register unit 14 a frequency sensitive phase error signal is out-
put by frequency sensitive phase error detecting means 4 on line S8.

20 To decide on whether or not the system is locked to the correct frequency, i. e.
to the frequency of the carrier signal, said lock detector means 5 evaluates an
average signal generated from said robust phase error signal and in particular
from said valid robust phase error signal supplied on line S6.

25 To do so - in the case of the embodiment of Fig. 2 - said lock detector 5
receives a block of three data symbols in succession. Therefore delay units 16a
and 16b are employed. The three successive data symbols are multiplied by
distinct and pre-defined weighting factors in the multiplying units 17a, 17b,
and 17c, in this distinct case representing weighting factors of 0.25, 0.5, and
30 0.25, respectively.

These three successive and weighted symbols are supplied to an adding and
low pass filter section 18. The output of the adding section 18 is supplied to a
subtracting unit 20 which generates the difference between successive triples
35 of data symbols. Then the absolute value of the distinct difference is calcu-
lated in unit 21. If the absolute value is beyond a given threshold - which is
tested in section 22 - this is an indication that the time variation of the phase
error is appropriate small and, therefore, that the difference of the system fre-

09602511-062300

1 quency and the carrier frequency is appropriate small too. In that particular case, frequency locking is detected and a frequency mode or locking signal is generated in lock detector means 5 and output on line S7.

5 Fig. 3 shows by means of a schematical lock diagram details of said first or robust phase error detecting means 2.

10 First or robust phase detecting means 2 receives a pre-processed received digital input signal on lines S3 and S4. The pre-processed input signal is on the one hand supplied to determine its absolute value in section 30 and to determine on whether or not its absolute value or amplitude exceeds a necessary threshold to be reliably further analyzed in comparison section 31. On the other hand, the input signal on lines S3 and S4 is supplied to a phase error calculating unit 32 which is adapted to calculate a phase error or phase error signal based on said input signal.

15 A reliable phase error can only be calculated for input signals which exceed a given threshold with respect to the amplitude as low and noisy signals are not a good basis for an evaluation. Therefore, first or robust phase error detecting means 2 provides the calculated phase error signal on line S5 which is identical to the calculated phase error signal on line S6, if and only if said threshold is exceeded by said digital input signal. This is accomplished by switches A and B being controlled by said comparison unit 31.

25 Fig. 3 shows the case where switch A is in its lower position and switch B is open indicating that the amplitude of the signals on lines S3 and S4 is below said threshold. In that particular case line S6 shows no signal at all, in particular no valid robust phase error signal. On line S5 either 0 or the last valid phase error signal stored in register 33 is output, depending on whether or not the system is in the frequency mode. The frequency mode signal or locking signal on line S7 is therefore used to control switch C of the first or robust phase error detecting means 2.

35 Fig. 4 shows the global organization of the inventive carrier recovery means 1 within a system of a digital broadcasting receiver.

09502511-062300

096071 0650

Trace A shows the time evolution of said valid robust phase error signal supplied on line S6 as shown in Figs. 1, 2, and 3. This phase error signal increases monotonically and includes jumps at equally spaced apart times. These jumps or discontinuities in the phase error signal are the reason for the difficulties in evaluating the phase error signal directly.

The signal of trace B is further processed in the first limiting unit 11 and in the adding/integrating unit 12 of Fig. 2 which results in trace C in Fig. 5 and shows the integral of the limited signal of trace B.

35

Trace C and the saturation value of trace D are indicative for a positive frequency offset between the system frequency and the frequency of a digital input or carrier signal. In the case of a negative frequency offset the slope of

1 trace A would be inverted with respect to the abscissa of the graph of trace A.
Therefore, each of the traces B, C, and D would also be inverted with respect
to the distinct abscissas and would finally lead to a negative saturation value
of trace D indicating in that case a negative offset between the system fre-
5 quency and the frequency of the input signal or carrier signal.

The saturation value therefore represents the sign of the frequency error and therefore the direction in which the loop filter and integrator section 7 has to act to supply a correct control to the phase de-rotator 8 of the embodiment of
10 Fig. 1 on line S12.

15

20

25

30

35